All-Spice Eile EdIt Search Forat Options Analysis Postprocessor lindow Help 口囝回的母 Ac P, Operating Point ctr】+0 DC Analysis. Ctrl+D Translent Analysis,, ctr】+T AC Analysis. Ctrl+ Pole-zero Analysis. Ctrl+P Transfer Function Analysis.. Ctrl+F E:1ab. work\lyChipl助教\ exer Noise Analysi Ctrl+N 1nv Run Standard Spice file Ctri+t ONXXKXXXXK GLOBAL Vout vin GLOBAL UDD GND Analysis X×兴关关关关关×关关兴关关关关×兴关兴关关关)其兴关关关其兴关兴洲关 methods CI3 GND Uout 5PF MI1 UDD GND Vout UDD PMOs MI2 Vout GNDGND GND NMOS udd udd 0 dc 5 uss gnd e dc Source MODEL PMOS PMOS file
Source file Analysis methods
How to use them? My Analog SchEd My Spice L Machi LayEd
How to use them? • MyAnalog – SchEd – MySpice • MyChip – LayEd
eLayEd-TT Eile Edit yiev Create Tools Control Lin DRC check D日|电x(DC… Extract ERC. Ea TT* Extract ERc with岛hape… 魉LS D Load Result ERC check urrent Project 显 ext Error Previous Er LVS Compare 9 Show All Errors Hide Errors Customize. contact felt For Help, press F1 000000016.100,22.500
DRC check ERC check LVS Compare
A little exampl e PMOS: L=3u w=9u Input PMOS Output NMOS: NMOS L=3u w=6u CAP: GND C=10pf
A little example PMOS: L=3u W=9u NMOS: L=3u W=6u CAP: C=10pf
回 SchEd File Lev Tools Window Help 0日ac电自?A一售由 会 CAD Design Manage <ISNey Design Context..--> OPen Design Context. G Save Design Context Save As Design Context. Close Design Context create Library eAdd Library. ≌ Remove Library.. Convert Proiect.. v Allow Docking Float in Main Window ti Properties. Alt+Enter New design context file y=376 NUM