Digital Signal Processing • Signal & System • DSP system • Description for DSP FIR Filter Design & Implement • Digital Filter • Specification Design • Hardware Implementation Some Examples • Digital Down Converter • Central Processing Unit

Verilog for Verification • Testbench anatomy • Behavioral modeling for Testbench • Some examples Timing specification • Delay model • Timing verification • Pipeline technology Design For Test (DFT) Test vs. Verification Build In Self Test (BIST) Scan and Boundary Scan

• Synthesizable • Some experiences ➢ Balance architecture ➢ Share resources ➢ Gated signal ➢Assignment statement ➢ Accident / Intentional Latch • Other syntax rules

FPGA Design Method Design flow & tools Deign Model of Verilog HDL Design style of Verilog HDL Design Examples • RTL level design • Components of Datapath • Components of Controller

• Topics Covered • Requirements • Others Info

• ASIC Classification • Design Flow and tools • Design Domains & Levels

• History, Present & Future • Manufacturing Process • Some Terms

电子科技大学：《现代网络理论与综合 Theory and Synthesize of Electric Network》课程教学资源（课件讲稿）第20讲 高阶有源滤波器

电子科技大学：《现代网络理论与综合 Theory and Synthesize of Electric Network》课程教学资源（课件讲稿）第19讲 有源滤波器

电子科技大学：《现代网络理论与综合 Theory and Synthesize of Electric Network》课程教学资源（课件讲稿）第9讲 信号流图分析法