合3MemoryMap31 3.1 Overview 3.2 SFR Base AddressARM072019-3-28
3 Memory Map 3.1 Overview 3.2 SFR Base Address ARM07 2019-3-28 31
3.1Overview32 Four memory types:InternalROM(iROM,64KB)InternalSRAM(iRAM,256KB)External static memory (NAND flash,sD/MMC, eMMc, USB device)口Externaldynamicmemory(DRAM)ARMO72019-3-28
3.1 Overview Four memory types: Internal ROM (iROM, 64 KB) Internal SRAM (iRAM, 256 KB) External static memory (NAND flash, SD/MMC, eMMC, USB device) External dynamic memory (DRAM) ARM07 2019-3-28 32
BaseAddressLimitAddressSizeDescription64KBiROM0x0000_00000x0001_0000t64KBiROMI(mirrorof0x0to0x10000)0x020000000x020100000x0202_00000x0206_0000256KBiRAMDatamemoryorgeneralpurposeof Samsung0x0300_00000x0302_0000128KBReconfigurableProcessorSRP0x0302_000064KB0x0303_0000I-cacheorgeneralpurposeofSRP36KB0x0303_00000x0303_9000Configurationmemory(writeonly)ofSRP0x038100000x03830000-AudioSS'sSFRregionBankOofStaticReadOnlyMemoryController(SMC16MB0x0400_00000x0500_0000(16-bitonly)0x0500_00000x0600_000016 MBBank1ofSMC16MB0x0600_00000x0700_0000Bank2ofSMC0x0700_00000x0800_000016MBBank3of SMC64MB0x0800_0000Ox0C00_0000Reserved0x0C00_00000x0CD00000-Reserved-Ox0CE0_0000Ox0D00_0000SFRregionofNandFlashController(NFCON)-0x1000_00000x1400_0000SFRregion1.5GB0x4000_00000xA000_0000MemoryofDynamicMemoryController(DMC)-01.5GB0xA00000000x00000000MemoryofDMC-133ARM072019-3-28
33 ARM07 2019-3-28
3.2SFRBaseAddress34SFR(SpecialFunctionRegister)SRP(SamsungReconfigurableProcessor)ARMO72019-3-28
3.2 SFR Base Address SFR (Special Function Register) SRP (Samsung Reconfigurable Processor) ARM07 2019-3-28 34
IPBase AddressSizeBaseAddressLimitAddressCHIPID0×1000_00000x1001_0000SYSREG0x0001_000064KBiROM0x0000_00000×1002_0000Power Management Unit (PMU)Dx1003_0000CMU_TOP_PART64KB0x0200_00000x0201_0000iROM (mirror0±1004_0000CMU_.CORE_ISP_PART0x0206_0000256KBiRAM0x02020000Dx1005_0000Multi Core Timer (MCT)0x1006_0000Watch Dog Timer (WDTDatamemory0×1007_0000Real Time Clock (RTC)128KB0x0300_00000x0302_0000Reconfigurabl0x100A_00KEYFQ×100B_000HDMI_CEC64KB0x0302_00000x0303_0000I-cache orgen0x100C_0000Themst Management Unit (TMU)Dx1010_0000SECKEY36KB0x0303_00000x0303_9000ConfigurationTZPCO0x1011_000Dx1012_0000TZPC1AudioSS'sSF0x0381_00000x0383_0000-0×1013_0000TZPC2TZPC30×1014_0000Bankoof Stat0x0400_00000x0500_000016MBDx1015_0000TZPC4(16-bit only)TZPCS0×1016_0000Dx1044_0000Int_combiner0x0500_00000x0600_000016 MBBank1ofSM0±1048_0000GIC_cortrole0x0600_000016 MBBank2ofSM0x0700_0000GIC_dlistributor0x1049_00000±1054_0000AP_C2C0x0800_000016MBBank3ofSM0x0700_00000×1058_0000CP_C2C (Modem aide)0×1060_0000DMCO0x0C00_000064 MBReserved0x0800_0000DMC10x1D61_0000PPMU_OMC_L0x106A_0000一0x0C00_0000Ox0CD0_0000Reserved0×106B_000PPMU_DMC_R0×106C_0000PPMU_CPUOx0CE0_0000Ox0D00_0000SFRregion-0x106E_0000GPIO_C2C-0x1000_00000x1400_0000SFRregion0×1070_0000TZASC_LRTZASC_LW0×1071_00001.5GBMemoryofD)0x4000_00000xA000_0000Dx1072_0000TZASC_RR0×1073_0000TZASC_RW1.5GBMemoryofD0xA000_00000x0000_0000D×1D8D_00G0G2D_ACP35ARM072019-3-28
35 ARM07 2019-3-28